



IFW

Micronas.5875CON

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT: Theus et al. GROUP: Not yet assigned  
SERIAL NO: 10/649,321 EXAMINER: Not yet assigned  
FILED: August 26, 2003  
FOR: TWO-STAGE AMPLIFIER

Commissioner for Patents,  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

INFORMATION DISCLOSURE STATEMENT

In compliance with 37 C.F.R. §§1.56, 1.97, and 1.98, Applicant submits copies of the documents listed on the attached Form PTO-1449.

The Commissioner is authorized to charge Deposit Order Account No. 19-0079 for any further fee that is required.

Respectfully submitted,

Patrick J. O'Shea  
Registration No. 35,305  
Gauthier & Connors LLP  
225 Franklin Street, Suite 3300  
Boston, Massachusetts 02110  
Telephone: (617) 426-9180  
Extension 121

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited on the date shown below in an envelope with sufficient postage for first class mail addressed to the: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Tanya Bellanti

8/4/04

Date

FORM PTO-1449 GAUTHIER & CONNORS LLP  
(Rev. 5/02) 225 Franklin Street, Boston, MA 02110  
Telephone: (617) 426-9180

ATTORNEY DOCKET NO.  
Micronas.5875CON

SERIAL NO. 10/649,321

APPLICANT: Theus et al.

GROUP: 2817

FILING DATE: 8/26/03

EXAMINER: n/a

**INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT**

**U.S. PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	A	5,477,186	12/19/95	Kobatake	330	9	8/5/94
	B	5,745,002	4/28/98	Baschiroto et al.	327	554	10/19/94
	C	6,259,316	7/10/01	Nagaraj	330	9	5/12/99
	D						
	E						
	F						
	G						
	H						

**FOREIGN PATENT DOCUMENTS**

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES NO
	I						YES-abstract
	J						
	K						
	L						
	M						

**OTHER DOCUMENTS** (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL		
	N	Pierre Favrat et al., "A High-Efficiency CMOS Voltage Doubler," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 33, No. 3, March 1998, pages 410-416.
	O	Gerrit W. den Besten et al., "Embedded 5 V-to-3.3 V Voltage Regulator for Supplying Digital IC's in 3.3 V CMOS Technology," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 33, No. 7, July 1998, pgs. 956-962.

EXAMINER

DATE CONSIDERED

**EXAMINER:**

**Initial if citation considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.**